Difference between revisions of "Fetch Decode Execute Cycle"

From TRCCompSci - AQA Computer Science
Jump to: navigation, search
(Fetch Decode Execute Cycle)
 
(5 intermediate revisions by the same user not shown)
Line 2: Line 2:
 
=Fetch Decode Execute Cycle=
 
=Fetch Decode Execute Cycle=
  
 +
<youtube>https://www.youtube.com/watch?v=yyHFI5juppA&index=118&list=PLCiOXwirraUDUYF_qDYcZV8Hce8dsE_Ho</youtube>
 +
 +
https://www.youtube.com/watch?v=yyHFI5juppA&index=118&list=PLCiOXwirraUDUYF_qDYcZV8Hce8dsE_Ho
 +
 +
===TRC Video===
 +
<youtube>https://www.youtube.com/watch?v=PGeNWlz2aaA</youtube>
 +
 +
https://www.youtube.com/watch?v=PGeNWlz2aaA
 +
 +
=Fetch=
 
==Fetch Transfer Notation==
 
==Fetch Transfer Notation==
  
Line 22: Line 32:
 
The contents of the Memory Buffer Register are copied to the Current Instruction Register.
 
The contents of the Memory Buffer Register are copied to the Current Instruction Register.
  
 +
=Decode=
 
==Decode Transfer Notation==
 
==Decode Transfer Notation==
 
[CIR<sub>op-code</sub>] → CU
 
[CIR<sub>op-code</sub>] → CU
Line 27: Line 38:
 
The op code from the CIR is passed to the Control Unit
 
The op code from the CIR is passed to the Control Unit
  
 +
=Execute=
 
==Execute Transfer Notation (LOAD)==
 
==Execute Transfer Notation (LOAD)==
  
 
[CIR<sub>operand</sub>] → MAR
 
[CIR<sub>operand</sub>] → MAR
 +
 
[Memory<sub>mar</sub>] → MBR
 
[Memory<sub>mar</sub>] → MBR
 +
 
[MBR] → A-reg
 
[MBR] → A-reg
  
Line 43: Line 57:
  
 
[CIR<sub>operand</sub>] → MAR
 
[CIR<sub>operand</sub>] → MAR
 +
 
[Memory<sub>mar</sub>] → MBR
 
[Memory<sub>mar</sub>] → MBR
 +
 
[MBR] + A-reg → A-reg
 
[MBR] + A-reg → A-reg
  
Line 56: Line 72:
  
 
[CIR<sub>operand</sub>] → MAR
 
[CIR<sub>operand</sub>] → MAR
 +
 
A-reg → MBR
 
A-reg → MBR
 +
 
[MBR] → Memory<sub>mar</sub>
 
[MBR] → Memory<sub>mar</sub>
  

Latest revision as of 08:15, 23 August 2023

Fetch Decode Execute Cycle

https://www.youtube.com/watch?v=yyHFI5juppA&index=118&list=PLCiOXwirraUDUYF_qDYcZV8Hce8dsE_Ho

TRC Video

https://www.youtube.com/watch?v=PGeNWlz2aaA

Fetch

Fetch Transfer Notation

[PC] → MAR

[Memorymar] → MBR

[PC] + 1 → PC

[MBR] → CIR


Explanation

The address of the next instruction to be executed is copied from the Program Counter to the Memory Address Register.

The instruction at that address (stored in the Memory Address Register) is then copied to the Memory Buffer Register.

Simultaneously, the contents of the Program Counter are incremented by 1.

The contents of the Memory Buffer Register are copied to the Current Instruction Register.

Decode

Decode Transfer Notation

[CIRop-code] → CU

Explanation

The op code from the CIR is passed to the Control Unit

Execute

Execute Transfer Notation (LOAD)

[CIRoperand] → MAR

[Memorymar] → MBR

[MBR] → A-reg

Explanation

The operand of the instruction in the Current Instruction Register is copied into the Memory Address Register.

The contents of the Memory address (stored in the Memory Address Register) are fetched into the Memory Buffer Register.

Because it is a LOAD the Memory Buffer Register is copied into the A-reg (Accumulator).

Execute Transfer Notation (ADD)

[CIRoperand] → MAR

[Memorymar] → MBR

[MBR] + A-reg → A-reg

Explanation

The operand of the instruction in the Current Instruction Register is copied into the Memory Address Register.

The contents of the Memory address (stored in the Memory Address Register) are fetched into the Memory Buffer Register.

Because it is a ADD the Memory Buffer Register is added to the current value of the A-reg (Accumulator), and then copied into the A-reg (Accumulator).

Execute Transfer Notation (STORE)

[CIRoperand] → MAR

A-reg → MBR

[MBR] → Memorymar

Explanation

The operand from the instruction currently in the Current Instruction Register is copied into the Memory Address Register.

The current value in the A-reg (Accumulator) is copied into the Memory Buffer Register.

The value in the Memory Buffer Register is copied to the memory address (stored in the Memory Address Register) in the Memory.