Difference between revisions of "Fundamentals of computer organisation and architecture"
(Created page with "=3 Box Model= ==Processor== ==Main Memory== ==I/O== =extended model with split I/O= =System Bus= ==Control Bus== ==Address Bus== ==Data Bus== =Stored Program Concept=...") |
|||
| (43 intermediate revisions by 7 users not shown) | |||
| Line 1: | Line 1: | ||
| − | + | Theory covering the various models of how a computer system works, and also the theory related to the processor. | |
| − | == | + | =Topics= |
| + | '''Year 1:''' | ||
| − | + | Computer Architecture models and theory | |
| − | + | *[[Computer Architecture]] {{partially done}} | |
| − | + | Instructions | |
| − | + | *[[Instructions]] {{partially done}} | |
| − | + | The Processor | |
| − | + | *[[Processor Fundamentals]] {{partially done}} | |
| − | + | *[[Processor Performance]] {{partially done}} | |
| − | + | *[[Fetch Decode Execute Cycle]] {{partially done}} | |
| − | + | '''Year 2''' | |
| − | + | Interrupts | |
| + | *[[Interrupts]] {{partially done}} | ||
Latest revision as of 10:25, 12 July 2019
Theory covering the various models of how a computer system works, and also the theory related to the processor.
Topics
Year 1:
Computer Architecture models and theory
- Computer Architecture
Needs Quiz
Instructions
- Instructions Needs Quiz
The Processor
- Processor Fundamentals Needs Quiz
- Processor Performance Needs Quiz
- Fetch Decode Execute Cycle Needs Quiz
Year 2
Interrupts
- Interrupts Needs Quiz
