Logic Gates

From TRCCompSci - AQA Computer Science
Revision as of 13:41, 10 June 2018 by Admin (talk | contribs) (Created page with "=And Gates= The output of an AND gate is true only when all of the inputs are true. If one or more of an AND gate's inputs are false, then the output of the AND gate is false...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

And Gates

The output of an AND gate is true only when all of the inputs are true. If one or more of an AND gate's inputs are false, then the output of the AND gate is false.

And gate.gif

Or Gates

An OR gate is when either of the values can be true, and the output shall always be true in that instance. The images below shows what the OR gate looks like, and the table shows all possible outcomes.

OrGate.gif Image002.gif

Not Gates

A NOT gate outputs the opposite of what is inputted. The image below shows a NOT gate, as well as all possible outcomes.

NotGate.jpg