Half Adder / Full Adder

From TRCCompSci - AQA Computer Science
Revision as of 14:32, 13 March 2017 by Alex1 (talk | contribs) (Created page with "Half Adder: The most common half adder is made up of two logic gates, an AND gate and a XOR gate. It has two inputs and two outputs. The two inputs are the two bits you are ad...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Half Adder: The most common half adder is made up of two logic gates, an AND gate and a XOR gate. It has two inputs and two outputs. The two inputs are the two bits you are adding together and the two outputs are the result and a carry-on for when the output value is not large enough to display the answer.